INTRODUCTION
With the rapid growth of the renewable energy sources and their integrations, the power grid has high penetration of the wind and solar energy. This raises the major concerns for the power quality due to the increased number of switching devices connected to the power grid [1] . The voltages and currents are polluted by the harmonic components generated from the power electronics devices and non-linear loads. One promising solution to improve the power quality in the power grid is to use a shunt active power filter (SAPF). The concept of using the SAPF has been proposed in 1970s. The main idea is to use a SAPF which is basically a power converter that generates harmonic currents to compensate the harmonic currents in the power grid. The SAPF has excellent compensation characteristics and is able to simultaneously suppress harmonic currents and also compensates for the reactive power. Two-level voltage source converters are widely used in the APF topologies. In the multi-level converters, the losses and switching frequency are lower than the conventional two-level inverters [2] [3] [4] .
In this paper, a sliding mode control (SMC) approach is proposed for single-phase half-bridge SAPF operating under non-ideal grid voltage condition. The proposed SMC utilizes the capacitor current and its derivative in the sliding surface function. Moreover, the proposed control method not only compensates the harmonic current and reactive power, but also balances the voltages across two capacitors in the dclink.
This paper begins by introducing the single-phase halfbridge neutral-point-clamped (NPC) based active power filter and determination of reference current signal in Section II. Section III presents the compensation method to balance the voltage between two capacitors. Section IV explains in detail the synchronization method utilized to extract the sine function. Section V gives an insightful description of the SMC proposed in this paper and then Section VI shows the simulation results to verify the proposed method. Finally, Section VII delivers conclusions for the proposed control method simulated in the single-phase half bridge NPC-based active power filter.
II. SINGLE-PHASE HALF-BRIDGE NPC ACTIVE POWER FILTER MODEL
The configuration of SAPF is presented in Fig. 1 . In this topology, a three-level NPC voltage source inverter is connected in parallel to the grid. The studied inverter has four switches and two diodes clamped to the point of two equal dc link capacitors, (Cdc1, Cdc2). The clamped diodes are used to produce zero voltage. In this topology, the ac side of the inverter is connected to the point of common coupling (PCC) with an inductor (Lc) and the midpoint of dc-link capacitors is directly connected to neutral. The current of inverter, ic(t) is measured by a current transducer (CT2). The RC type load groups are supplied from the full-bridge diode rectifiers where the current on the load terminal is measured by another current transducer (CT1).
It is well known that a non-linear load current in steadystate is usually a periodic signal with harmonic components as follows 
where ω is the angular frequency, h and ∅ are the harmonic order and harmonic phase angle, respectively. As presented in (1), the load current of the non-linear load groups consists of current at the fundamental frequency and harmonic currents defined as
Therefore, the harmonic currents should be controlled so as to inject a current which is equal to the harmonics, , ( ), with opposite phase, ( ) = ∑ , sin ( + ∅ ) . As well known, the control system is designed to regulate voltage(s) on the dc-link so that the grid current is forced to become sinusoidal by controlling the current between the PCC and inverter as follows
In order to obtain the compensation current reference, the amplitude of compensation current reference, , should be determined and multiplied with a unity sine function as * ( ) = sin( )
However, it is important to note that the generation of unity sine function may be difficult when the grid voltage has distortion. Under such circumstance, the pure sinusoid cannot be obtained correctly which causes degradation in the system performance [5] . As a consequence, it may not be possible to reduce the grid-current total harmonic distortion (THD) to less than 5%, as specified by the IEEE 519-1992 standard.
Obtaining correct unity sine function will be discussed in Section IV.
On the other hand, the amplitude of the compensation current reference at the fundamental frequency is determined by using a proportional integral (PI) regulator as follows = ( * − + )
where and are the proportional and integral gains of the PI regulator. The proper PI parameters can be obtained by trial and error method [6] . Voltage on the capacitors are equal to the half of the dc-link voltage, i.e., /2. Therefore, the capacitor voltages are added to determine total the dc link voltage, i.e., ( = + ). The PI regulator forces the dc link voltage, , to follow its reference, * , during the power exchange between the grid and inverter. The main important issue is that should be equal to for the stability of the system, which will be explained in Section III in detail. The required compensation current reference, * , can be determined by subtracting the measured load current, , from the grid current reference, * , i.e., * = * −
Once the reference grid current waveform is determined, then the compensation current reference can be obtained correctly, as in (6) . Then, the compensation current error can be obtained by subtracting the measured compensation current, , from its reference, * [7] . The compensation current error, , is used to drive the switches (S1, S2, S3 & S4) of the inverter. The actual compensating current, , which is controlled by the SMC is explained in Section V. The switching pattern respect to the terminal voltage is presented in Table I . As can be seen in Table I , the switching pattern of NPC adds a zero voltage level at the output terminal of the inverter. 
III. COMPENSATION OF IMBALANCE IN CAPACITOR VOLTAGES
It is mentioned in Section II that there exists an imbalance in the capacitor voltages. One of the reasons of this imbalance comes from a dc offset caused by the system's initial condition. The other reason is the non-equal capacitance (Cdc1 ≠ Cdc2) values in practice [8] , [9] . As clearly explained in [10] Fig. 2 shows the proposed structure which can be considered as a combination of a self-tuning filter and a conventional second-order generalized integrator (SOGI) and then named as SSOGI in [11] . It has the ability of providing two perfect orthogonal output signals, and , under harmonic conditions of grid voltage ( and ). The input signal is first passed through the self-tuning filter yielding a cleaner signal .
The SOGI block takes the signal and converts it into two in-quadrature outputs and . These signals are then fed back to the self-tuning loop to correct . These operations are shown in Fig. 2 . For the sake of simplicity, the SSOGI configuration can be separated into two subsystems: self-tuning and SOGI. The transfer functions of ( ) and ( ) corresponding to input ( ) in the s-domain can be recalled from [9] as follows
where is the center frequency [15] and is a gain. The relationship between (s) and (s) can be written as
Recall that ( ) = ( ) , then
The transfer functions of the proposed SSOGI can be derived by substituting (8) into (6) as
Compared to second-order system in conventional structure, the modified SSOGI is a third-order system which can perform better performance in removing the harmonic voltages. Further investigations into the SSOGI configuration behaviours are presented by the Bode plots of two transfer functions in Fig. 3(a) . The output ( ) behaves as a lowpass filter with -60 dB/dec attenuation while ( ) is a bandpass filter with a value of -40 dB/dec [16] . The system only supports the central frequency, ω , and blocks all other high frequencies which are harmonic components. It is also obvious that the phase of ( ) is shifted 90 0 below that of ( ) . In other words, the two output signals are orthogonal in the steady-state.
The frequency controller in the DSOGI-FLL method is constructed by using the same technique presented in [12] . It detects the grid frequency based on and signals and provides this information back to the SOGI block. Similar to the frequency-lock loop in DSOGI-FLL [13] , the frequency controller also identifies the grid frequency information based on the error signal and output signal .
The Bode plots of these signals, shown in Fig. 3(b) , reveal that and are in phase if the input frequency is smaller than the SSOGI central frequency ( < ) and are 180 0 difference or inversed in phase if ( > ). From these characteristics, the frequency controller is also constructed as a first-order system [14] where is the frequency at the operating point and is the detected (real/practical) frequency and Γ denoted as the controller gain which is a function of input voltage magnitude and frequency. 
where 1 x  denotes the derivative of , ). In this case, the sliding mode is described by the following first-order equation ( 1 7 ) where σ denotes the time derivative of σ . The time derivative of (15) can be written as
VI.
SIMULATION RESULTS
The effectiveness of the proposed control method is verified by using MATLAB/Simulink along with the power system block set for performance verification purpose. In this study, the following system and control parameters are used. Two types of RC (Resistive and Capacitive) non-linear loads (Load 1 & Load 2) are used to observe the dynamic performances of the proposed system. The THD of the distorted grid voltage in the simulation study was computed to be 18.5%. Similarly, the THD of the load current for Load1 was computed as 29.96 %. Note that the rms value of load current in this case is 7A. When both loads (Load1 and Load2) are connected to the grid at the same time, the THD of the load current becomes 25.54 %. In this case, the rms value of the load current is 14A. The un-distorted grid voltage and load current waveforms for Load1 alone and Load1&Load2 together are shown in Fig. 4 . Fig. 5 and Fig. 6 , one can see that the grid current in Fig. 6 is sinusoidal and in phase with the grid voltage. The THD of the grid current has been computed to be 0.7 % which shows that the SAPF works effectively to reduce the THD and achieve sinusoidal grid current. Fig. 7 shows the capacitor voltages without imbalance and with imbalance compensation loops. As shown in Fig. 7(a) , the dc-link capacitor voltages are not balanced when equation (7) is not used. However, when equation (7) is utilized, the dc-link capacitor voltages are balanced as shown in Fig. 7(b) . Fig. 8 shows the simulated response of sliding surface function from which the control signals are generated using (19).
VII. CONCLUSION
In this study, a control method is proposed for a singlephase three-level neutral point clamped half-bridge shunt active power filter to eliminate the grid current harmonics under distorted grid voltage condition. It is shown that the positive-sequence component of the distorted grid voltage can be successfully obtained using SSOGI algorithm. The inverter current is controlled by using sliding mode control SMC strategy in which the sliding surface function is formed using the compensation current error and its derivative. In addition, an imbalance compensation loop is proposed which corrects the capacitor voltages effectively. Simulation results are presented and discussed to verify the validity of the proposed control approach.
